Abstract -A system equation with certain properties describes implicitly function sets as the basis for an optimal design of a digital circuit. A necessary condition for the realization.of a digital circuit is that the associated system equation is resolvable 121,141. This paper shows how the resolvability of the system equation can be checked and how the explicit description of the circuit functions can be calculated. Basic knowledge of the Boolean Differential Calculus is used to point out the theory of resolvability. This theory and its transformation into efficient algorithms are demonstrated by an example (the optimal design of a nondeterministic finite state machine).
INTRODUCTION
Recently, more and more digital systems are used in all areas of our life. The reason for this is that a complex functionality can be realized using up to millions of logical gates for a low price. Using the technology of microelectronics, a large number of chips will be produced in parallel. Due to the enormous number of transistors on the chip, the design of the logical structure is a difficult and time-consuming task. Therefore we need methods and algorithms to suppott the design process on several levels, beginning with the system design, followed by the register transfer design, the logical design, the electrical design up to the geometrical design.
In this paper we focus on the logic design. The main task of the logic design is the.transfomation of a given behavioral description into structural information. An easy method to describe the required behavior can be based on a simple table, called list of phases (LOP). The columns of this table are labeled by the logic input variables x, and the logic output variables y,. The rows include the values 0 and I . A vector (0, 1, 1, 0, I) from a table labeled by x I , x2, x;, yl, y , means that the input panem xI = 0, x2 = I , x3 = 1 causes the outputs y , = 0 and yz = I . Such a Boolean vector is called phase. Sometimes, several output patterns are allowed for a given input pattern. Restrictions in the input pattem or the generally allowed behavior might he the reason for this lieedom in choosing several output patterns. In the case where all input patterns appear in the table in combination with several output patterns, the table describes function sets for the output variables. Exactly the same information can he expressed by a A combinatory circuit realizes on the output y, the Boolean function (2) . These functions are completely specified and must he elements of the function sets implicitly defined by (I) . Note:
for each selected output of the circuit all Boolean functions of the associated fimction set can be realized. But the equation (I) can define some restrictions, which exclude certain combinations of Boolean functions on selected outputs (this will be discussed later in detail). The task of the optimal design of a digital .circuit consists in resolving the system equation (I) with respect to the output variables y,. The LOP of a combinatorial circuit can have for each input pattern exactly one output pattern. In this case the LOP or the associated system equation expresses the behavior in a unique way. Additional phases in a LOP help to optimie the circuit structure, since a slight change in behavior may have a simpler structure. We assume that the LOP includes all allowed phases. If there is no phase in the LOP for at least one input pattern then no associated circuit exists. This occurs since a circuit has an output for each possible input pattern. In this case the comesponding system equation (I) is not resolvable with respect to the output variables y,. Thus, the check for resolvability is a necessary analysis step during the design. The method mentioned above can be extended from combinatorial to sequential circuits. In addition to the output functions a sequential circuit needs memory functions. The memory functions g&. 
i=l An important advantage of the system function is that transformation in both directions, from the inputs to the 'outputs and vice versa, is possible. Mostly the transformation from the inputs to the outputs is used. In this case the system equation must be resolved with respect to the output variables.
In designing a sequential network based on given flip-flops, the system function of the flip-flop is needed to transform the memory function into the function controlling the flip-flop, and the global system equation must he resolved with respect to the input variables of the flip-flop.
As discussed above, a system equation describes implicitly function sets as the basis for an optimal design of a digital circuit. This paper will show how the resolvability of the system equation can be checked and how the explicit description of the circuit functions can he calculated. 
Simple minimum:
minf(x, ...., xi ,..., x n ) = Simple maximum:
. .
The simple derivative o f f is equal to 1 for such pattems We consider the characteristic logic equation (13) f ( x , , ..., %,U) = I (13)
contains all binary vectors (x ,,.,.,xn,y) resulting in the value f = I . For any problem-dependent reason, the variables x,, .... x. are considered to be independent variables, y is expected to depend on x,, ..., x n . The transformation of (13) into the function
is called resolving a logic equation. It would also be possible to consider the homogenous restrictive logic equation
f ( x l , ..., x,,y)=O. This equation would have the solution set S c B"" which can be used in the same way. Even more generally, we can consider any set S c B"" which can be
given by enumerating the vectors of this set and apply the methods subsequently to be developed.
for the vector (xl,x2,x3,y). In principle, each variable can be the candidate for the function; the selection of this variable depends mainly upon the problem to be solved. In order to determine the desired function, we can proceed as follows:
1. We sort the vectors (x,, ..., x n ) according to a given order:
2. For each vector(x,, ..., x,), it has to be checked whether this vector can be found in the solution set. In principle, there are three possibilities. In order to illustrate case h), we use the equation (IS) (0010) and(0011),(1000)and(1001),(1100)and(ll0l). By using one of the two possibilities, we find altogether eight functions (14) satisfying the equation (13). It is easy to understand that in this case the solution set must have more than 2" elements (in the given case 11 > 8).
In order to solve this problem analytically we use Boolean derivatives. f ( x , , ..., x n , y , , ..., Y,) = 1
Y , = (Pn (XI 9 . .. 3 X" 1
We proceed as follows:
1. Sort the vectors (xi ,..., x n ) according to a given order (see above). [5] . Based on these algorithms, the necessary algorithms for the optimal design of implicitly given function sets can be formulated in a very compact manner. The following algorithms need only seven of these XBOOLE -operations, in detail:
.
Set operations:
Test operation:
BDC operation: .
,. I
If a function includes a set of independent variables then these variables can be excluded from the function by applying algorithm 3. Algorithm 3 uses the'properties of the MAXKoperation, see section 2. inputs are calculated; the selected function of this lattice is used to restrict the system function for further optimal design steps. The algorithm returns the system function of the designed deterministic finite state machine. The solution function v2 is visualized in the following Kamaugl-map and a simple expression is shown.
The list of phases of the selected function LOP-VI S is equal to LOP-vz.
LOP-VPS
The intersection of previous LOP-FF2 and LOP_V2S r e m s the already known deterministic behavior of the mod-3-counter. 
